(19) World Intellectual Property Organization

International Bureau

(43) International Publication Date 11 March 2010 (11.03.2010)





(10) International Publication Number WO 2010/026006 A1

(51) International Patent Classification: H01L 21/302 (2006.01)

(21) International Application Number:

PCT/EP2009/059960

(22) International Filing Date:

31 July 2009 (31.07.2009)

(25) Filing Language:

English

(26) Publication Language:

English

FR

(30) Priority Data:

0855872 2 September 2008 (02.09.2008)

(71) Applicant (for all designated States except US): S.O.I. TEC SILICON ON INSULATOR TECHNOLOGIES [FR/FR]; Chemin des Franques, Parc Technologique des Fontaines, F-38190 Bernin (FR).

(72) Inventors; and


(75) Inventors/Applicants (for US only): BROEKAART, Marcel [NL/FR]; Clos des Gentons, F-38570 Theys (FR). MIGETTE, Marion [FR/FR]; 3, avenue Jeanne d'Arc, F-38100 Grenoble (FR). MOLINARI, Sébastien [FR/FR]; 2J, Chemin de Fontaine, F-38360 Sassenage (FR). NEYRET, Eric [FR/FR]; 7 rue F. Gerin, F-38360 Sassenage (FR).

- (74) Agents: DESORMIERE, Pierre-Louis et al.; Cabinet Beau De Lomenie, 158 Rue de l'Université, F-75340 Paris Cedex 07 (FR).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: A MIXED TRIMMING METHOD



(57) Abstract: The invention relates to a method of trimming a structure (500) comprising a first wafer (200) bonded to a second wafer (300), the first wafer (200) having a chamfered edge. The method comprises a first step (S4) for trimming the edge of the first wafer (200) carried out by mechanical machining over a predetermined depth (Pd1) in the first wafer. This first trimming step is followed by a second step (S5) for non-mechanical trimming over at least the remaining thickness of the first wafer.



WO 2010/026006

1

A MIXED TRIMMING METHOD

20

25

30

35

Field of the invention and prior art

The present invention relates to the field of 5 producing multilayer semiconductor structures or substrates (also termed multilayer semiconductor wafers) produced by transfer of at least one layer onto a support. The transferred layer is formed by molecular bonding of a first wafer onto a second wafer or support, 10 the first wafer generally being thinned following bonding. The first wafer may also include all or part of a component or a plurality of microcomponents, as happens with three-dimensional (3D) integration of components, which requires transfer of one or more layers of microcomponents onto a final support, and also as happens 15 with circuit transfer as, for example, in the fabrication of back lit imaging devices.

The edges of the wafers used to form the transferred layers and the supports generally have chamfers or edge roundings serving to facilitate their manipulation and to avoid breakages at the edges that could occur if those edges were to project, such breakages being sources of particles that contaminate the wafer surfaces. chamfers may be rounded and/or bevelled in shape.

However, the presence of such chamfers prevents good contact between the support and the wafer at their peripheries. As a result, a peripheral zone exists on which the transferred layer is not bonded or not properly bonded to the support substrate. This peripheral zone of the transferred layer must be eliminated since it is liable to break in an uncontrolled manner and contaminate the structure with unwanted fragments or particles.

Thus, once the wafer has been bonded to the support and after any necessary thinning thereof, the transferred layer is then trimmed in order to remove the peripheral zone over which the chamfers extend. Trimming is usually carried out essentially by mechanical machining, in

10

15

20

25

30

35

particular by abrasion or grinding from the exposed surface of the transferred layer up to the support.

However, such trimming causes problems with peeloff, both at the bonding interface between the transferred layer and the support and in the transferred layer itself. More precisely, at the bonding interface, peel-off problems correspond to delamination of the transferred layer over certain zones in the vicinity of the periphery of the layer, which delamination may be qualified as macro peel-off. The bonding energy is lower near the periphery of the layer because of the presence of the chamfers. As a consequence, grinding in this region may cause partial detachment of the layer at its bonding interface with the support substrate. detachment is more probable when the transferred layer includes components. High temperature anneals, normally carried out after bonding to reinforce the bonding interface, are not used when components are present in the transferred layer since components cannot withstand the temperatures of such anneals.

Further, when the layer comprises components such as circuits, contacts, and in particular zones formed from metal, grinding may cause delamination at the motifs of the components present in the transferred layer, which delamination may be qualified as micro peel-off.

Such phenomena of macro and micro peel-off occur beyond a certain level of heating and/or mechanical stress in the structure during the trimming step. This level is frequently attained during complete trimming of the transferred layer.

Summary of the invention

The aim of the invention is to overcome the disadvantages mentioned above by proposing a method of trimming a structure comprising a first wafer bonded to a second wafer, the first wafer having a chamfered edge and comprising components, said method comprising a first

15

20

25

30

35

step of trimming the edge of the first wafer carried out by mechanical machining over a predetermined depth in the first wafer followed by a second step of trimming that is at least partially non-mechanical over at least the remaining thickness of the first wafer, said first trimming step being carried out with a grinder including grooves on its lower surface.

Thus, by limiting the depth of mechanical trimming and completing it by trimming that is at least partially non-mechanical, i.e. not solely involving mechanical friction on the wafer, heating and/or stresses responsible for macro and micro peel-off phenomena are limited. Further, by using a grinder including grooves on its lower surface during the first trimming step, evacuation of the material that is removed and circulation of the cooling fluid are improved. This further reduces heating and/or stresses during the first trimming step.

In accordance with one aspect of the invention, during the first trimming step, the first wafer is machined over a depth that is not more than 50% of the thickness of the first wafer. The first trimming step is carried out solely by mechanically wearing away the material of the first wafer, such as by grinding.

In accordance with another aspect of the invention, the first and second trimming steps are carried out over a width that is at least equal to the width over which the chamfered edge extends. The first and second trimming steps may be carried out over a width in the range 2 mm to 8 mm, preferably in the range 2 mm to 5 mm.

In accordance with one implementation of the method, the second trimming step is carried out by chemical etching.

In accordance with another implementation, the second trimming step is carried out by chemical plasma etching.

15

20

In accordance with yet another implementation, the second trimming step is carried out by chemical-mechanical polishing (CMP).

In accordance with still yet another implementation, the second trimming step is carried out by fracture or breakage of the remaining portion to be trimmed after the first trimming step.

The present invention also provides a method of producing a three-dimensional composite structure comprising at least one step of producing a layer of components on one face of a first wafer, a step of bonding the face of the first wafer comprising the layer of components onto a second wafer, and a step of trimming at least the first wafer carried out in accordance with the trimming method of the invention.

The use of the trimming method of the invention means that three-dimensional structures can be produced by stacking two or more wafers, minimizing the risks of delamination both at the bonding interfaces between the wafers and at the component layers. One of the component layers may include image sensors.

Brief description of the figures

- Figures 1A to 1E are diagrammatic views of a
 trimming method in accordance with an implementation of the invention;
 - Figure 2 is a flow diagram of the steps carried out during the method illustrated in Figures 1A to 1E;
- Figures 3A to 3F are diagrammatic views showing

 30 the production of a three-dimensional structure employing the trimming method of the present invention;
 - Figure 4 is a flow diagram of the steps carried out during production of the three-dimensional structure illustrated in Figures 3A to 3F;
- Figure 5 is a view showing the lower surface of the grinder used in Figure 3D.

15

20

25

30

35

Detailed description of implementations of the invention

The present invention is of general application to trimming a structure comprising at least two wafers assembled together by molecular bonding or any other type of bonding such as anodic bonding, metallic bonding, or bonding with adhesive, it being possible for components to be formed beforehand in the first wafer that is then bonded to the second wafer that constitutes a support. The wafers are generally of circular outline, possibly with different diameters, in particular diameters of 100 millimeters (mm), 200 mm, or 300 mm. The term "components" as used here means any type of element produced with materials that differ from the material of the wafer and that are sensitive to the high temperatures normally used to reinforce the bonding interface. components correspond in particular to elements forming all or a portion of an electronic component or a plurality of electronic microcomponents, such as circuits or contacts or active layers that may be damaged or even destroyed if they are exposed to high temperatures. components may also correspond to elements, motifs, or layers that are produced with materials with expansion coefficients different from that of the wafer and that, at high temperature, are liable to create different degrees of expansion in the wafer, which may deform and/or damage it.

In other words, when the first wafer includes such components, it cannot undergo high temperature anneals after bonding. As a consequence, the bonding energy between the wafers is limited, typically to a value in the range $500~\text{mJ/m}^2$ [millijoules/square meter] to $1~\text{J/m}^2$ [joule/square meter], which renders the resulting structure rather more sensitive to the phenomenon of macro peel-off during mechanical trimming, as described above. Further, as explained above, the trimming may also cause micro peel-off, corresponding to delamination in the first wafer at the components (detachment in one

10

15

35

or more of the stacks forming the components in the first wafer).

More generally, the invention is of particular application to assembled structures that cannot be subjected to a high temperature bonding anneal, as also happens with heterostructures formed by an assembly of wafers with different expansion coefficients (for example silicon-on-sapphire, silicon-on-glass, etc). It may also apply to more standard silicon-on-insulator (SOI) type structures, namely SOI structures in which the two wafers are composed of silicon. For this type of structure, the invention is of particular application to the formation of structures with a layer that presents thickness of more than 10 micrometers (µm), or that comprises a stack of layers with different natures. In fact, it has been observed that these structures are liable to be damaged during the trimming step when said trimming is carried out using the known prior art technique.

To this end, the present invention proposes carrying out trimming in two steps, namely a first step of trimming action or machining that is entirely mechanical (grinding, abrasion, shaving, etc) but that is limited to a predetermined depth in the first wafer, followed by a second trimming step carried out with means that are non-mechanical at least in part, i.e. means not solely involving friction or mechanical wear on the wafer. Thus, the heating and/or stresses that are responsible for the phenomena of macro and micro peel-off are limited.

One implementation of a trimming method is described below with reference to Figures 1A to 1E and 2.

As can be seen in Figure 1A, a structure 100 to be trimmed is formed by assembling a first wafer 101 with a second wafer 102, for example of silicon. The first and second wafers 101 and 102 shown here have the same diameter. They could, however, have different diameters. In the example described here, assembly is carried out by

molecular bonding, a technique that is well known to the skilled person. It should be recalled that the principle of molecular bonding is based on bringing two surfaces into direct contact, i.e. without using a specific bonding material (adhesive, wax, solder etc). 5 operation requires that the surfaces to be bonded are sufficiently smooth, free from particles or contamination, and that they are brought sufficiently close together to allow contact to be initiated, 10 typically to a distance of less than a few nanometers. Under such circumstances, forces of attraction between the two surfaces are high enough to cause molecular bonding (bonding induced by the set of attractive forces (van der Waals forces) due to electrons interacting 15 between atoms or molecules of the two surfaces to be bonded together).

Adhesion between the two wafers is carried out at a low temperature so as not to damage the components and/or the first wafer. More precisely, after bringing the wafers into contact at ambient temperature, a bonding reinforcement anneal may be carried out, but at a temperature of less than 450°C, beyond which temperature certain metals such as aluminum or copper begin to creep.

20

25

3.0

35

An additional layer (not shown) of the oxide layer type may be formed on one of the two wafers before bringing them into contact. The first wafer 101 comprises a layer of components 103 and has a chamfered edge, i.e. an edge comprising an upper chamfer 104 and a lower chamfer 105. In Figure 1A, the wafers have rounded chamfers. However, the wafers may also have chamfers or edge roundings with different shapes such as in the form of a bevel. In general, the term "chamfered edge" means any wafer edge at which the ridges have been bevelled so that contact between the two wafers close to their periphery is poor.

The wafers 101 and 102 are assembled one against the other by molecular bonding to form the structure 100

15

20

25

30

35

8

(step S1, Figure 1B). Depending on the initial thickness of the first wafer 101, this may be thinned in order to form a transferred layer 106 with a predetermined thickness e (step S2, Figure 1C), for example approximately 10 µm. The thickness e is measured between the upper face and the lower face of the layer or the wafer beyond the chamfered edge. This thinning step is preferably carried out before the trimming operation. Thinning of the first wafer, however, is still optional 10 and trimming of the first wafer may be carried out without carrying out a prior thinning step.

Next, trimming of the structure 100 is carried out, consisting principally in eliminating an annular portion of the layer 106 comprising the chamfer 105, the chamfer 104 having been eliminated during thinning of the first wafer 101. In accordance with the invention, trimming commences with a first trimming step carried out by mechanical action or machining from the upper face of the layer 106 (edge grinding) (step S3, Figure 1D). mechanical action may be exerted by a grinder or any other tool that is suitable for mechanically wearing away the material of the layer. The width 1d of the annular portion that is withdrawn corresponds to at least the width over which the chamfers extend. For wafers with a diameter of 100 mm, 200 mm, and 300 mm, the trimming width 1d is generally in the range 2 mm to 8 mm, preferably in the range 2 mm to 5 mm.

During said first trimming step, the layer 106 is attacked over a depth Pd_1 , which is less than the thickness e of the layer 106. More precisely, the depth Pd₁ is 50% or less of the thickness e. The transferred layers in general have a thickness in the range approximately 1 µm to 15 µm. The trimming depth during the first step may, for example, be of the order of 7 to 8 μm for a layer with a thickness of 15 μm.

This limitation to the depth of mechanical machining can reduce the heating and/or stresses both in the layer

10

15

20

25

30

35

and at the bonding interface between the layer and the second wafer.

In Figure 1D, the flank of the trimmed layer 106 is shown in a diagrammatic manner as being perpendicular to the plane of the substrate. However, depending on the type of grinder used, the profile of the trimming flank may have different shapes that are not entirely rectilinear, such as a slightly inwardly curved shape. In particular, such inwardly curved flanks are obtained when the grinder or trimming wheel is provided with grooves over at least one of these faces. It appears that the presence of such grooves encourages evacuation of the eliminated material and circulation of liquid (generally water) dispensed over and close to the wheel during the trimming operation. This further limits heating/stresses at the wafer edge and can further improve the trimming quality. When the trimmed flank of the layer or wafer does not have a near-rectilinear profile, the width of the first trimming step (such as width ld) corresponds at least to the width with which the wafer or layer is attacked (the trimming width can then be slightly reduced during trimming).

Trimming is then completed by a second trimming step that is at least partially non-mechanical, i.e. using material removal techniques other than those involving solely a mechanical wearing action or frictional action of a tool on the material of the layer (step S4, Figure 1E). This second trimming step is carried out over the same width \underline{ld} as during the first trimming step and over a depth \underline{Pd}_2 corresponding at least to the remaining thickness of the layer 106 (i.e. $e - \underline{Pd}_1$).

The second trimming step may in particular be carried out by chemical etching, also known as wet etching. The chemical etching solution is selected as a function of the material to be attacked. With silicon, for example, a tetramethylammonium hydroxide (TMAH) etching solution may be used.

10

15

20

25

30

35

The second trimming step may also be carried out using reactive ionic etching, also termed plasma etching or dry etching. This etching technique is well known to the skilled person. To recapitulate, it is a physicochemical etching technique which employs both ionic bombardment and a chemical reaction between the ionized gas and the surface of the wafer or the layer to be etched. The atoms of gas react with the atoms of the layer or the wafer to form a new volatile species that is evacuated by a pumping device.

The second trimming step may also be carried out by chemical-mechanical polishing (CMP), a well known polishing technique which employs a fabric associated with a polishing solution containing both an agent (for example NH_4OH) that can chemically attack the surface of the layer and abrasive particles (for example silica particles) that can mechanically attack said surface. In contrast to dry and wet etching techniques that are entirely non-mechanical, chemical-mechanical polishing is only partially non-mechanical, but can limit the forces and heating on the wafer compared with entirely mechanical trimming such as grinding.

In accordance with yet another implementation, the second trimming step may be carried out by fracture or breakage of the remaining portion to be trimmed after the first trimming step. Fracture of this remaining portion may be carried out by exerting a pressure or a breaking force on the remaining portion, for example using a bearing tool, a jet of water, a laser, etc.

A particular but not exclusive field for the trimming method of the present invention is that of producing three-dimensional structures.

A method of producing a three-dimensional structure by transfer onto a support of a layer of microcomponents formed on an initial substrate in accordance with one implementation of the invention is described below in relation to Figures 3A to 3F and 4.

Producing the three-dimensional structure starts with the formation of a first series of microcomponents 204 on the surface of a first wafer 200 the edge of which has an upper chamfer 206 and a lower chamfer 205 (Figure 3A, step S1). In the example described here, the 5 first wafer 200 is a multilayer SOI type structure, i.e. it comprises a layer of silicon 201 disposed on a substrate 203, also of silicon, a buried oxide layer 202 (for example a layer of SiO₂) being present between the layer 201 and the substrate 203. The wafer 200 has a 10 thickness in the range approximately 600 µm to 900 µm. For a wafer 200 mm in diameter (8 inches), the standard thickness is 725 µm.

The microcomponents 204 are formed by photolithography using a mask that can define zones for 15 the formation of motifs corresponding to the microcomponents to be produced.

20

25

30

35

The face of the first wafer 200 comprising the microcomponents 204 is then brought into intimate contact with a face of a second wafer 300 (step S2, Figure 3B) with a view to bonding by molecular bonding. The wafer 300 has a thickness of approximately 725 μm . In the same manner as the first wafer 200, the edge of the second wafer 300 has an upper chamfer 301 and a lower chamfer 302. A layer of oxide 207, for example formed from SiO₂, is also formed on the face of the first wafer 200 comprising the microcomponents 204. In the example described here, the first and second wafers 200, 300 have a diameter of 200 mm.

After bonding and as can be seen in Figure 3C, the first wafer 200 is thinned to withdraw a portion thereof present above the layer of microcomponents 204 (step S3), here the substrate 203. At this stage of the method, the buried layer 202 is preferably retained in order to protect the components from possible contamination, particles, etc. The first wafer 200 may be thinned, in particular by a step of grinding or chemical-mechanical

10

15

20

25

30

35

polishing (CMP) of the substrate 203, stopping 50 μm from the bonding interface, followed by a step of chemical attack up to the buried oxide layer 202, for example by etching with TMAH or KOH. Thinning may also be carried out by cleavage or fracture along a plane of weakness previously formed in the wafer 200 by atomic implantation. Advantageously, the buried insulating layer 202 is used to define the thickness of the remaining wafer 200. After the thinning step, the wafer 200 has a thickness <u>e</u> of approximately 10 μm . In other circumstances, its thickness may lie in the range 1 μm to 15 μm .

Thus, a composite structure 500 is obtained, formed by the second wafer 300 and the remaining portion of the first wafer 200.

In accordance with the invention, the first step of mechanical trimming of the structure 500 is carried out, consisting of eliminating an annular portion of the wafer 200 (step S4, Figure 3D). This first trimming step is carried out using a grinder 400, the structure 500 being held in a rotating plate (not shown). As can be seen in Figure 5, the grinder 400 has a lower face that is structured due to the presence of grooves 410. As indicated above, it has been observed that a grinder with such a structured face can limit heating and stresses. Clearly, trimming may also be carried out with grinders that do not have such structured faces.

During this first trimming step, the structure 200 is attacked over a width \underline{ld} of approximately 4 mm and over a depth \underline{Pd}_1 of approximately 5 μm , which in the example described here means that heating and/or stresses can be reduced sufficiently to prevent the appearance of macro peel-off and/or micro peel-off.

Trimming is then completed by the second nonmechanical trimming step carried out by chemical etching using, for example, a solution of TMAH. This second trimming step is carried out over a width ld and over a depth $\underline{Pd_2}$ including the remaining thickness of the layer 201 as well as the thickness of the second layer 300 (step S5, Figure 3E).

Once trimming of the structure 500 has been terminated, after having withdrawn the layer 202, a second layer of microcomponents 214 is formed at the exposed surface of the layer 201 (Figure 3F, step S6). In the example described here, the microcomponents 214 are formed in alignment with the buried microcomponents 204. A photolithography mask is used for this purpose; it is similar to that used to form the microcomponents 204.

5

10

30

In a variation, the three-dimensional structure is formed by a stack of layers, i.e. by transfer of one or more additional layers onto the layer 201, each 15 additional layer being in alignment with the directly adjacent layer or layers. The two-step trimming method of the invention is carried out for each transferred layer. Further, before each transfer of an additional layer, it is possible to deposit a layer of oxide on the 20 exposed layer, for example a layer of tetraethoxysilane (TEOS) oxide, in order to facilitate assembly and protect the trimmed zones (for which the material of the subjacent wafer is exposed) from subsequent chemical 25 attacks.

In accordance with a particular implementation, one of the layers of microcomponents may in particular comprise image sensors.

In accordance with another implementation, the components have already been formed in the second support wafer before assembly thereof with the first wafer constituting the transferred layer.

PCT/EP2009/059960

CLAIMS

WO 2010/026006

- 1. A method of trimming a structure (100) comprising a first wafer (101) bonded to a second wafer (102), the first wafer (101) having a chamfered edge (104, 105) and comprising components (103), said method comprising a first step of trimming the edge of the first wafer (101) carried out by mechanical machining over a predetermined depth (Pd1) in the first wafer (101) followed by a second step of non-mechanical trimming over at least the remaining thickness of the first wafer, said first trimming step being carried out with a grinder including grooves on its lower surface.
- A method according to claim 1, characterized in that
 the first trimming step is carried out solely by
 mechanical wear of the material of the first wafer (101).
- 3. A method according to claim 1 or claim 2, characterized in that during the first trimming step, the 20 first wafer (101) is machined over a depth that is 50% or less of the thickness of said first wafer.
- A method according to any one of claims 1 to 3, characterized in that the first and second trimming steps
 are carried out over a width (<u>ld</u>) that is at least equal to the width over which the chamfered edge extends.
 - 5. A method according to claim 4, characterized in that the first and second trimming steps are carried out over a width (ld) in the range 2 mm to 8 mm.
 - 6. A method according to any one of claims 1 to 5, characterized in that the second trimming step is carried out by chemical etching.


30

- 7. A method according to any one of claims 1 to 5, characterized in that the second trimming step is carried out by plasma etching.
- 5 8. A method according to any one of claims 1 to 5, characterized in that the second trimming step is carried out by chemical-mechanical polishing.
- 9. A method according to any one of claims 1 to 5,
 10 characterized in that the second trimming step is carried out by fracture or breakage of the remaining portion to be trimmed after the first trimming step.
- 10. A method of producing a three-dimensional composite structure (500), comprising at least one step of producing a layer of components (204) on one face of a first wafer (200), a step of bonding the face of the first wafer (200) comprising the layer of components (204) onto a second wafer (300), and a step of trimming at least the first wafer (200) carried out in accordance with a trimming method in accordance with any one of claims 1 to 9.
- 11. A method according to claim 10, characterized in that 25 it comprises, after the bonding step, a step of thinning the first wafer (200).
- 12. A method according to claim 10 or claim 11, characterized in that it further comprises a step of producing a second layer of microcomponents (214) on the face of the first wafer (200) opposite to the face comprising the first layer of components (204).
- 13. A method according to any one of claims 10 to 12, characterized in that it comprises, before the bonding step, a step of forming a layer of oxide (207) on the

face of the first wafer (200) comprising the first layer of components (204).

- 14. A method according to any one of claims 10 to 13, 5 characterized in that the first wafer (200) is a SOI type structure.
- 15. A method according to any one of claims 10 to 14, characterized in that at least the first layer of components (204) comprises image sensors.

WO 2010/026006 PCT/EP2009/059960









FIG.2

WO 2010/026006 PCT/EP2009/059960



4/4





INTERNATIONAL SEARCH REPORT

International application No PCT/FP2009/059960

PCT/EP2009/059960 A. CLASSIFICATION OF SUBJECT MATTER INV. H01L21/302 According to International Patent Classification (IPC) or to both national classification and IPC **B. FIELDS SEARCHED** Minimum documentation searched (classification system followed by classification symbols) H01L Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the International search (name of data base and, where practical, search terms used) EPO-Internal, WPI Data C. DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. 1 - 15X EP 0 854 500 A (SHINETSU HANDOTAI KK [JP]) 22 July 1998 (1998-07-22) column 4, line 32 - column 7, line 27 column 7, line 31 - column 8, line 15 figures 1A-1G 1 - 15EP 0 964 436 A (SHINETSU HANDOTAI KK [JP]) X 15 December 1999 (1999-12-15) paragraphs [0035] - [0044], [0048] -[0050] X EP 0 856 876 A (SHINETSU HANDOTAI KK [JP]) 1 - 155 August 1998 (1998-08-05) column 5, line 8 - column 7, line 8; figures 1A-1G -/--See patent family annex. Further documents are listed in the continuation of Box C. Special categories of cited documents : "T" later document published after the international filing date or priority date and not in conflict with the application but clied to understand the principle or theory underlying the "A" document defining the general state of the art which is not considered to be of particular relevance invention earlier document but published on or after the international "X" document of particular relevance; the claimed invention filing date cannot be considered novel or cannot be considered to document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such docu-*O* document referring to an oral disclosure, use, exhibition or other means ments, such combination being obvious to a person skilled in the art. *P* document published prior to the international filing date but later than the priority date claimed *&* document member of the same patent family Date of mailing of the international search report Date of the actual completion of the international search 23/10/2009 12 October 2009

Authorized officer

Keller, Jan

Name and mailing address of the ISA/

NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040.

Fax: (+31-70) 340-3016

European Patent Office, P.B. 5818 Patentiaan 2

INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2009/059960

C(Continue	(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT								
alegory'	Citation of document, with Indication, where appropriate, of the relevant passages	Relevant to claim No.							
A	JP 2008 073832 A (ADD KK) 3 April 2008 (2008-04-03) abstract	1							
A	JP 04 263425 A (TOKYO SHIBAURA ELECTRIC CO) 18 September 1992 (1992-09-18) abstract	1							
4	JP 06 176993 A (TOKYO SHIBAURA ELECTRIC CO) 24 June 1994 (1994-06-24) abstract	1~15							
A	JP 09 017984 A (SUMITOMO SITIX CORP) 17 January 1997 (1997-01-17) abstract	1-15							
A	US 5 266 511 A (TAKAO YOSHIHIRO [JP]) 30 November 1993 (1993-11-30) column 2, line 29 - column 3, line 40	1-15							
A	"SOI INTERPOSER STRUCTURE" IBM TECHNICAL DISCLOSURE BULLETIN, IBM CORP. NEW YORK, US, vol. 39, no. 7, 1 July 1996 (1996-07-01), pages 191-195, XP000627972 ISSN: 0018-8689 the whole document	1-15							

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
PCT/EP2009/059960

Patent document dted in search report			Publication date	Patent family member(s)			Publication date
EP 0854	4500	A	22-07-1998	DE JP JP US	69835469 3352896 10209093 6110391	Α	20-09-2007 03-12-2002 07-08-1998 29-08-2000
EP 0964	1436	A	15-12-1999	JP JP KR TW US	3635200 11354760 20000005859 419725 2001055863	A A B	06-04-2005 24-12-1999 25-01-2000 21-01-2001 27-12-2001
EP 0856	5876	Α	05-08-1998	JP US	10223497 5918139		21-08-1998 29-06-1999
JP 2008	3073832	Α	03-04-2008	NONE			
JP 426	3425	Α	18-09-1992	NON	E		
JP 6176	5993	Α	24-06-1994	JP	3352129	B2	03-12-2002
JP 9017	7984	A	17-01-1997	NON	E		
US 526	5511	Α	30-11-1993	NON	E		